View TSXPC603R_277189.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

www..com
Features
* * * * * * *
Superscalar (3 Instructions per Clock Peak) Dual 16 KB Caches Selectable Bus Clock 32-bit Compatibility PowerPC Implementation On-chip Debug Support Nap, Doze and Sleep Power Saving Modes Device Offered in Cerquad, CBGA 255, HiTCE CBGA 255 and CI-CGA 255
Features Specific to CBGA 255, HiTCE CBGA 255 and CI-CGA 255
* * * * * * * * * * *
7.4 SPECint95, 6.1 SPECfp95 at 300 MHz (Estimated) PD Typically = 3.5W (266 MHz), Full Operating Conditions Branch Folding 64-bit Data Bus (32-bit Data Bus Option) 4-Gbytes Direct Addressing Range Pipelined Single/Double Precision Float Unit IEEE 754 Compatible FPU IEEE P 1149-1 Test Mode (JTAG/C0P) fINT Max = 300 MHz fBUS Max = 75 MHz Compatible CMOS Input/TTL Output
PowerPC(R) 603e RISC Microprocessor Family PID7t-603e TSPC603R
Features Specific to Cerquad
* 5.6 SPECint95, 4 SPECfp95 and 200 MHz (Estimated) * PD Typically = 2.5W (200 MHz), Full Operating Conditions
1. Description
The PID7t-603e implementation of the PowerPC 603e (renamed after the 603R) is a low-power implementation of the Reduced Instruction Set Computer (RISC) microprocessor PowerPC family. The 603R is pin-to-pin compatible with the PowerPC 603e and 603P in a Cerquad package. The 603R implements 32-bit effective addresses, integer data types of 8, 16 and 32 bits, and floating-point data types of 32 and 64 bits. The 603R is a low-power 2.5/3.3V design and provides four software controllable power-saving modes. This device is a superscalar processor capable of issuing and retiring as many as three instructions per clock. Instructions can be executed in any order for increased performance, but, the 603R makes completion appear sequential. It integrates five execution units and is able to execute five instructions in parallel. The 603R provides independent on-chip, 16-Kbyte, four-way set-associative, physically addressed caches for instructions and data, as well as on-chip instructions, and data Memory Management Units (MMUs). The MMUs contain 64-entry, two-way set-associative, data and instruction translation look aside buffers that provide support for demand-paged virtual memory address translation and variable-sized block translation. The 603R has a selectable 32- or 64-bit data bus and a 32-bit address bus. The interface protocol allows multiple masters to compete for system resources through a central external arbiter. The device supports single-beat and burst data transfers for memory accesses, and supports memory-mapped I/Os.
Rev. 5410B-HIREL-09/05
www..com
The 603R uses an advanced, 2.5/3.3V CMOS process technology and maintains full interface compatibility with TTL devices. It also integrates in-system testability and debugging features through JTAG boundary-scan capabilities.
2. Screening/Quality/Packaging
This product is manufactured in full compliance with: * HiTCE CBGA according to Atmel Standards * CI-CGA 255 and Cerquad: MIL-PRF-38535 class Q or according to Atmel standards * CBGA 255: Upscreenings based upon Atmel standards * CBGA, CI-CGA, HiTCE packages: - Full military temperature range (TC = -55C, Tj = +125C) - Industrial temperature range * Cerquad: - Full military temperature range (TC = -55C, Tc = +125C) - Industrial temperature range (TC = -40C, Tc = +110C) - Commercial temperature ranges (TC = 0C, TC = +70C) * Internal I/O Power Supply = 2.5 5% // 3.3V 5%
G suffix CBGA 255 Ceramic Ball Grid Array
(TC = -40C, Tj = +110C)
A suffix CERQUAD 240 Ceramic Leaded Chip Carrier Cavity up
GS suffix CI-CGA 255 Ceramic Ball Grid Array with Solder Column Interposer (SCI)
CERQUAD 240
GH suffix HiTCE 255 Ceramic Ball Grid Array
2
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
3. Block Diagram
Figure 3-1. Block Diagram
Fetch Unit Completion Unit Dispatch Unit Branch Unit
Integer Unit
Gen Reg Unit
Gen Rename
Load/ Store Unit
FP Rename
FP Reg File
Float Unit
D MMU 16K Data Cache
I MMU 16K Inst. Cache
Bus Interface Unit
32b Address System Bus
64b Data
4. Overview
The 603R is a low-power implementation of the PowerPC microprocessor family of Reduced Instruction Set Computing (RISC) microprocessors. The 603R implements the 32-bit portion of the PowerPC architecture, which provides 32-bit effective addresses, integer data types of 8, 16 and 32 bits, and floating-point data types of 32 and 64 bits. For 64-bit PowerPC microprocessors, the PowerPC architecture provides 64-bit integer data types, 64-bit addressing, and other features required to complete the 64-bit architecture. The 603R provides four software controllable power-saving modes. Three of the modes (nap, doze, and sleep) are static in nature, and progressively reduce the amount of power dissipated by the processor. The fourth is a dynamic power management mode that causes the functional units in the 603R to automatically enter a low-power mode when the functional units are idle without affecting operational performance, software execution, or any external hardware. The 603R is a superscalar processor capable of issuing and retiring as many as three instructions per clock. Instructions can be executed in any order for increased performance, but, the 603R makes completion appear sequential. The 603e integrates five execution units: * an Integer Unit (IU) * a Floating-point Unit (FPU) * a Branch Processing Unit (BPU)
3
5410B-HIREL-09/05
www..com
* a Load/Store Unit (LSU) * a System Register Unit (SRU) The ability to execute five instructions in parallel and the use of simple instructions with rapid execution times yield high efficiency and throughput for 603R-based systems. Most integer instructions execute in one clock cycle. The FPU is pipelined so a single-precision multiply-add instruction can be issued every clock cycle. The 603R provides independent on-chip, 16 Kbyte, four-way set-associative, physically addressed caches for instructions and data, as well as on-chip instruction and data Memory Management Units (MMUs). The MMUs contain 64-entry, two-way set-associative, Data and Instruction Translation Lookaside Buffers (DTLB and ITLB) that provide support for demand-paged virtual memory address translation and variable-sized block translation. The TLBs and caches use a Least Recently Used (LRU) replacement algorithm. The 603R also supports block address translation through the use of two independent Instruction and Data Block Address Translation (IBAT and DBAT) arrays of four entries each. Effective addresses are compared simultaneously with all four entries in the BAT array during block translation. In accordance with the PowerPC architecture, if an effective address hits in both the TLB and BAT array, the BAT translation has priority. The 603R has a selectable 32- or 64-bit data bus and a 32-bit address bus. The 603R interface protocol allows multiple masters to compete for system resources through a central external arbiter. The 603R provides a three-state coherency protocol that supports the exclusive, modified, and invalid cache states. This protocol is a compatible subset of the MESI (Modified/Exclusive/Shared/Invalid) four-state protocol and operates coherently in systems that contain four-state caches. The 603R supports single-beat and burst data transfers for memory accesses, and supports memory-mapped I/Os. The 603R uses an advanced, 0.29 m 5-metal-layer CMOS process technology and maintains full interface compatibility with TTL devices.
5. Signal Description
Figure 5-1 on page 5, Table 10-5 and Table 10-6 on page 20 describe the signals on the TSPC603R and indicate signal functions. The test signals, TRST, TMS, TCK, TDI and TDO, comply with the subset P-1149.1 of the IEEE testability bus standard. The three signals LSSD_MODE, LI_TSTCLK and L2_TSTCLK are test signals for factory use only and must be pulled up to VDD for normal machine operations.
4
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
Figure 5-1.
Functional Signal Groups
BR ADDRESS ARBITRATION BG ABB 1 1 1 1 1 1 DBG DBWO DBB DATA ATTRIBUTION
ADDRESS START
TS
1
64 8
DH[0-31], DL[0-31] DP[0-7] DPE DBDIS TA DR TR Y TEA INT, SMI MCP CKSTP_IN, CKSTP_OUT HRESET, SRESET RSRV QREQ, QACK TBEN TLBISYNC PROCESSOR STATUS INTERRUPTS CHECKSTOPS RESET DATA TERMINATION DATA TRANSFER
A[0-31] ADDRESS BUS AP[0-3] APE TT[0-4] TBST TSIZ[0-2] GBL TRANSFER ATTRIBUTE CI WT CSE[0-1] TC[0-1]
32 4 1 5 1 3 1 1 1 2 2 603r
1 1 1 1 1 2 1 2 2 1 2 1
ADDRESS TERMINATION
AACK ARTRY
1 1 1 5
TRST, TCK, TMS, TDI, TD0 LSSD_MODE L1_TSTCLK, L2_TSTCLK VDD OVDD GND AVDD
JTAG/COP INTERFACE LSSD TEST CONTROL
SYSCLK CLOCKS CLK_OUT PLL_CFG[0-3] POWER SUPPLY INDICATOR VOLTDETGND
1 1 4 20 1 19 40 1 3
POWER SUPPLY
6. Detailed Specifications
This specification describes the specific requirements for the microprocessor TSPC603R, in compliance with MIL-STD-883 class B or Atmel standard screening.
7. Applicable Documents
1. MIL-STD-883: Test methods and procedures for electronics 2. MIL-PRF-38535: General specifications for microcircuits The microcircuits are in accordance with the applicable documents and as specified herein.
5
5410B-HIREL-09/05
www..com
7.1
7.1.1
Design and Construction
Terminal Connections Depending on the package, the terminal connections are as shown in Table 10-2 on page 15, Table 10-4 on page 18, "Recommended Operating Conditions" on page 6, Figure 15-2 on page 49, Figure 15-4 on page 52 and Figure 5-1 on page 5. Lead Material and Finish Lead material and finish shall be as specified in MIL-STD-1835. (See "Package Mechanical Data" on page 47.)
7.1.2
7.2
Absolute Maximum Ratings
Absolute maximum ratings are stress ratings only and functional operation at the maximum is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device. 7.2.1 Absolute Maximum Ratings for the 603R(1)(2)(3)
Symbol VDD AVDD OVDD VIN TSTG Min -0.3 -0.3 -0.3 -0.3 -55 Max 2.75 2.75 3.6 5.5 +150 Unit V V V V C
Parameter Core supply voltage PLL supply voltage I/O supply voltage Input voltage Storage temperature range Notes:
1. Caution: The input voltage must not be greater than OVDD by more than 2.5V at any time, including during power-on reset. 2. Caution: The OVDD voltage must not be greater than VDD/AVDD by more than 1.2V at any time, including during power-on reset. 3. Caution: The VDD/AVDD voltage must not be greater than OVDD by more than 0.4V at any time, including during power-on reset.
Functional operating conditions are given in AC and DC electrical specifications. Stresses beyond the absolute maximums listed may affect device reliability or cause permanent damage to the device. 7.2.2 Recommended Operating Conditions The following are the recommended and tested operating conditions. Proper device operation outside of these ranges is not guaranteed. 7.2.3 Recommended Operating Conditions
Symbol VDD AVDD OVDD VIN Tc Tj Min 2.375 2.375 3.135 GND -55 - Max 2.625 2.625 3.465 5.5 +125 +135 Unit V V V V C
Parameter Core supply voltage PLL supply voltage I/O supply voltage Input voltage Operating temperature Junction operating temperature specific to Cerquad
C
6
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
8. Thermal Characteristics
8.1 CBGA 255 and CI-CGA 255 Packages
The data found in this section concerns 603R devices packaged in the 255-lead 21 mm multi-layer ceramic (MLC) and ceramic BGA package. Data is included for use with a Thermalloy #2328B heat sink. The internal thermal resistance for this package is negligible due to the exposed die design. A thermal interface material is recommended at the package lid to heat sink interface to minimize the thermal contact resistance. Additionally, the CBGA package offers an excellent thermal connection to the card and power planes. Heat generated at the chip is dissipated through the package, the heat sink (when used) and the card. The parallel heat flow paths result in the lowest overall thermal resistance as well as offer significantly better power dissipation capability if a heat sink is not used. The thermal characteristics for the flip-chip CBGA and CI-CGA packages are as follows: Thermal resistance (junction-to-case) = Rjc or jc = 0.095C/Watt for the 2 packages. Thermal resistance (junction-to-ball) = Rjb or jb = 3.5C/Watt for the CBGA package. Thermal resistance (junction-to-bottom SCI) = Rjs or js = 3.7C/Watt for the CI-CGA package. The junction temperature can be calculated from the junction to ambient thermal resistance, as follow: Junction temperature: Tj = Ta + (Rjc + Rcs + Rsa) x P
where:
Ta is the ambient temperature in the vicinity of the device Rjc is the die junction to case thermal resistance of the device Rcs is the case to heat sink thermal resistance of the interface material Rsa is the heat sink to ambient thermal resistance P is the power dissipated by the device
During operation, the die-junction temperatures (Tj) should be maintained at a lower value than the value specified in "Recommended Operating Conditions" on page 6. The thermal resistance of the thermal interface material (Rcs) is typically about 1C/Watt. Assuming a Ta of 85C and a consumption (P) of 3.6 Watts, the junction temperature of the device would be as follow: Tj = 85C + (0.095C/Watt + 1C/Watt + Rsa) x 3.5 Watts. For the Thermalloy heat sink #2328B, the heat sink-to-ambient thermal resistance (Rsa) versus airflow velocity is shown in Figure 8-1.
7
5410B-HIREL-09/05
www..com
Figure 8-1.
Heat Sink Thermal Resistance
CBGA Thermal Management Example
7 6 5 4 3 2 1 0 0 1 2 Approach Air Velocity (m/sec) 3
Rsa (C/W)
Assuming an air velocity of 1 m/sec, the associated overall thermal resistance and junction temperature, found in Table 8-1 will result. Table 8-1. Thermal Resistance and Junction Temperature
Rja (C/W) 5 Tj (C) 106
Configuration With 2328B heat sink
Vendors such as Aavid, Thermalloy(R), and Wakefield Engineering can supply heat sinks with a wide range of thermal performance.
8.2
HiTCE CBGA Package
Table 8-2. HiTCE CBGA Package
Symbol
(1)
Characteristic Junction-to-bottom of balls
Value 7.5 22.4(2) 11.7(3)
Unit C/W C/W C/W
RJ RJMA RJB
Junction-to-ambient thermal resistance natural convection, four-layer (2s2p) board Junction to board thermal resistance Notes: 1. Simulation, no convection air flow. 2. Per JEDEC JESD51-2 with the board horizontal. 3. Per JEDEC JESD51-8 with the board horizontal.
8.3
CERQUAD 240 Package
This section provides thermal management data for the 603R. This information is based on a typical desktop configuration using a 240 lead, 32 mm x 32 mm, wire-bond CERQUAD package with the cavity up (the silicon die is attached to the bottom of the package). This configuration enables dissipation through the PCB. The thermal characteristics for a wire-bond CERQUAD package are as follows: * Thermal resistance (junction to bottom of the case) (typical) = Rjc or jc = 2.5C/Watt * Thermal resistance (junction to top of the case) is typically 16C/W
8
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
8.3.1
Thermal Management Example The junction temperature can be calculated from the junction to ambient thermal resistance, as follows: Junction temperature: Tj = TC + Rjc x P Tj = Ta + (Rcs + Rsa) x P + Rjc x P so Tj = Ta + (Rjc + Rcs + Rsa) x P Where: Ta is the ambient temperature in the vicinity of the device Rja is the junction to ambient resistance Rjc is the junction to case thermal resistance of the device Rcs is the case to heat sink thermal resistance of the interface material Rsa is the heat sink to ambient thermal resistance P is the power dissipated by the device Because dissipation is made through the PCB, Rcs and Rsa are user values, and can vary considerably depending on the customer's application. In a typical customer application, if Rcs is 0.5C/W, Rsa is 3C/W and Ta is 110C, Tj can be estimated. Tj = 110C + (2.5 + 0.5 + 3) x 2.5 = 125C Note that verification of external thermal resistance and case temperature should be performed for each application. Thermal resistance depends on many factors including the amount of air turbulence and can therefore vary considerably.
9. Power Consideration
The PowerPC 603R is a microprocessor specifically designed for low-power operation. Like the 603e microprocessor version, the 603R provides both automatic and program-controllable power reduction modes for progressive reduction of power consumption. This section describes the hardware support provided by the 603R for power management.
9.1
Dynamic Power Management
Dynamic power management automatically powers up and down the individual execution units of the 603R, based upon the contents of the instruction stream. For example, if no floating-point instructions are being executed, the floating-point unit is automatically powered down. Power is not actually removed from the execution unit; instead, each execution unit has an independent clock input, which is automatically controlled on a clock-by-clock basis. Since CMOS circuits consume negligible power when they are not switching, stopping the clock to an execution unit effectively eliminates its power consumption. The operation of DPM is completely transparent to software or any external hardware. Dynamic power management is enabled by setting bit 11 in HID0 on power-up, following HRESET.
9
5410B-HIREL-09/05
www..com
9.2
Programmable Power Modes
The 603R provides four programmable power states, full power, doze, nap and sleep. The software selects these modes by setting one (and only one) of the three power saving mode bits. The hardware can enable a power management state through external asynchronous interrupts. The hardware interrupt causes the transfer of program flow to interrupt the handler code. The appropriate mode is then set by the software. The 603R provides a separate interrupt and interrupt vector for power management, the System Management Interrupt (SMI). The 603R also contains a decrement timer which allows it to enter the nap or doze mode for a predetermined amount of time and then return to full power operation through the Decrementer Interrupt (DI). Note that the 603R cannot switch from power-on management mode to another without first returning to full on mode. The nap and sleep modes disable bus snooping; therefore, a hardware handshake is provided to ensure coherency before the 603R enters these power management modes. Table 9-1 summarizes the four power states.
Table 9-1.
PM Mode Full Power
Power PC 603R Microprocessor Programmable Power Modes
Functioning Units All units active Requested logic by demand - Bus snooping - Data cache as needed - Decrementer timer Decrementer timer Activation Method - By instruction dispatch Controlled by SW Full-power Wake-up Method - - External asynchronous exceptions(1) Decrementer interrupt Reset External asynchronous exceptions Decrementer interrupt Reset External asynchronous exceptions Reset
Full Power (with DPM) Doze
Nap
Controlled by hardware and software Controlled by hardware and software
Sleep Note:
None
1. Exceptions are referred to as interrupts in the architecture specification.
9.3
Power Management Modes
The following describes the characteristics of the 603R's power management modes, the requirements for entering and exiting the various modes, and the system capabilities provided by the 603R while the power management modes are active. Full Power Mode with DPM Disabled Full power mode with DPM disabled; power mode is selected when the DPM enable bit (bit 11) in HID0 is cleared * Default state following power-up and HRESET * All functional units are operating at full processor speed at all times Full Power Mode with DPM Enabled Full power mode with DPM enabled (HID0[11] = 1); provides on-chip power management without affecting the functionality or performance of the 603R * Required functional units are operating at full processor speed
10
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
* Functional units are clocked only when needed * No software or hardware intervention required after mode is set * Software/hardware and performance are transparent Doze Mode The doze mode disables most functional units but maintains cache coherency by enabling the bus interface unit and snooping. A snoop hit will cause the 603R to enable the data cache, copy the data back to the memory, disable the cache, and fully return to the doze state. In this mode: * Most functional units are disabled * Bus snooping and time base/decrementer are still enabled * Dose mode sequence: - Set doze bit (HID0[8) = 1) - 603R enters doze mode after several processor clocks * There are several methods for returning to full-power mode - Assert INT, SMI, MCP or decrementer interrupts - Assert hard reset or soft reset * The Transition to full-power state takes no more than a few processor cycles * Phase Locked Loop (PLL) running and locked to SYSCLK Nap Mode The nap mode disables the 603R but still maintains the phase locked loop (PLL) and the time base/decrementer. The time base can be used to restore the 603R to full-on state after a programmed amount of time. Because bus snooping is disabled for nap and sleep modes, a hardware handshake using the quiesce request (QREQ) and quiesce acknowledge (QACK) signals is required to maintain data coherency. The 603R will assert the QREQ signal to indicate that it is ready to disable bus snooping. When the system has ensured that snooping is no longer necessary, it will assert QACK and the 603R will enter the sleep or nap mode. In this mode: * The time base/decrementer is still enabled * Most functional units are disabled (including bus snooping) * All non-essential input receivers are disabled * Nap mode sequence: - Set nap bit (HID0[9] = 1) - 603R asserts quiesce request (QREQ) signal - System asserts quiesce acknowledge (QACK) signal - 603R enters sleep mode after several processor clocks * There are several methods for returning to full-power mode: - Assert INT, SPI, MCP or decrementer interrupts - Assert hard reset or soft reset * Transition to full-power takes no more than a few processor cycles * The PLL is running and locked to SYSCLK
11
5410B-HIREL-09/05
www..com
Sleep Mode Sleep mode consumes the least amount of power of the four modes since all functional units are disabled. To conserve the maximum amount of power, the PLL may be disabled and the SYSCLK may be removed. Due to the fully static design of the 603R, the internal processor state is preserved when no internal clock is present. Because the time base and decrementer are disabled while the 603R is in sleep mode, the 603R's time base contents will have to be updated from an external time base following sleep mode if accurate time-of-day maintenance is required. Before the 603R enters the sleep mode, the 603R will assert the QREQ signal to indicate that it is ready to disable bus snooping. When the system has ensured that snooping is no longer necessary, it will assert QACK and the 603R will enter the sleep mode. In this mode: * All functional units are disabled (including bus snooping and time base) * All non-essential input receivers are disabled - Internal clock regenerators are disabled - The PLL is still running (see below) * Sleep mode sequence - Set sleep bit (HID0[10] = 1) - 603R asserts quiesce request (QREQ) - System asserts quiesce acknowledge (QACK) - 603R enters sleep mode after several processor clocks * There are several methods for returning to full-power mode - Assert INT, SMI, or MCP interrupts - Assert hard reset or soft reset * The PLL may be disabled and SYSCLK may be removed while in sleep mode * Return to full-power mode after PLL and SYSCLK disabled in sleep mode - Enable SYSCLK - Reconfigure PLL into the desired processor clock mode - System logic waits for PLL startup and relock time (100 s) - System logic asserts one of the sleep recovery signals (for example, INT or SMI)
9.4
Power Management Software Considerations
Since the 603R is a dual issue processor with out-of-order execution capabilities, care must be taken with the way the power management mode is entered. Furthermore, nap and sleep modes require all outstanding bus operations to be completed before the power management mode is entered. Normally, during the system configuration time, one of the power management modes would be selected by setting the appropriate HID0 mode bit. Later on, the power management mode is invoked by setting the MSR[POW] bit. To provide a clean transition into and out of the power management mode, the stmsr[POW] should be preceded by a sync instruction and followed by an isync instruction.
12
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
9.5
Power Dissipation
Power Dissipation(1)(2)(3)(4) with VDD/AVDD = 2.5 5%V, OVDD = 3.3 5%V, GND = 0V, 0C TC 125C
Cerquad 240 Package CBGA 255, HiTCE CBGA 255 and CI-CGA 255 166 MHz 200 MHz 233 MHz 266 MHz 300 MHz Units 166 MHz 200 MHz
Table 9-2.
CPU Clock Frequency Full-on Mode (DPM Enabled) Typical Max Doze Mode Typical Nap Mode Typical Sleep Mode Typical Sleep Mode-PLL Disabled Typical
2.1 3.2
2.5 4
2.1 3.2
2.5 4
3 4.6
3.5 5.3
4 6
W W
1.5
1.7
1.5
1.7
1.8
2
2.1
W
100
120
100
120
140
160
180
mW
96
110
96
110
123
135
150
mW
60
60
60
60
60
60
60
mW
Sleep Mode-PLL and SYSCLK Disabled Typical Maximum Notes: 25 60 25 60 25 60 25 60 25 60 25 80 25 100 mW mW
1. These values apply for all valid PLL_CFG[0-3] settings and do not include output driver power (OVDD) or analog supply power (AVDD). OVDD power is system dependent but is typically 10% of VDD. Worst case AVDD = 15 mW. 2. Typical power is an average value measured at VDD = AVDD = 2.5V, OVDD = 3.3V, in a system executing typical applications and benchmark sequences. 3. Maximum power is measured at VDD = 2.625V using a worst-case instruction mix. 4. To calculate the power consumption at low temperature (-55C), use a factor of 1.25.
9.6
Marking
Each microcircuit is legible and permanently marked with at least the following information: * Atmel logo * Manufacturer's part number * Class B identification if applicable * Date code of inspection lot * ESD identifier if available * Country of manufacture
10. Pin Assignments
10.1 CBGA 255 and CI-CGA 255 Packages
Figure 10-1 (pin matrix) shows the pinout as viewed from the top of the CBGA and CI-CGA packages. The direction of the top surface view is shown by the side profile of the packages.
13
5410B-HIREL-09/05
www..com
Figure 10-1. CBGA 255, HiTCE CBGA 255 and CI-CGA 255 Top View
Pin matrix top view
01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 A B C D E F G H J K L M N P R T
View Substrate Assembly Die
CBGA 255, CBGA HiTCE 255
Encapsulant
CI-CGA 255
Not to scale
14
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
10.1.1
Pinout Listing
Table 10-1.
Power and Ground Pins
CBGA, HiTCE CBGA and CI-CGA Pin Number VDD GND
PLL (AVDD) Internal Logic(1) (VDD) I/O Drivers(1) (OVDD) Notes:
A10 F06, F08, F09, F11, G07, G10, H06, H08, H09, H11, J06, J08, J09, J11, K07, K10, L06, L08, L09, L11 C07, E05, E07, E10, E12, G03, G05, G12, G14, K03, K05, K12, K14, M05, M07, M10, M12, P07, P10 C05, C12, E03, E06, E08, E09, E11, E14, F05, F07, F10, F12, G06, G08, G09, G11, H05, H07, H10, H12, J05, J07, J10, J12, K06, K08, K09, K11, L05, L07, L10, L12, M03, M06, M08, M09, M11, M14, P05, P12
1. OVDD inputs apply power to the I/O drivers and VDD inputs supply power to the processor core.
Table 10-2.
Signal Name A[0-31] AACK ABB AP[0-3] APE ARTRY BG BR CI CKSTP_IN CKSTP_OUT CLK_OUT CSE[0-1] DBB DBG DBDIS DBWO DH[0-31] DL[0-31] DP[0-7] DPE DRTRY
Signal Pinout Listing
CBGA, HiTCE CBGA and CI-CGA Pin Number C16, E04, D13, F02, D14, G01, D15, E02, D16, D04, E13, G02, E15, H01, E16, H02, F13, J01, F14, J02, F15, H03, F16, F04, G13, K01, G15, K02, H16, M01, J15, P01 L02 K04 C01, B04, B03, B02 A04 J04 L01 B06 E01 D08 A06 D07 B01, B05 J14 N01 H15 G04 P14, T16, R15, T15, R13, R12, P11, N11, R11, T12, T11, R10, P09, N09, T10, R09, T09, P08, N08, R08, T08, N07, R07, T07, P06, N06, R06, T06, R05, N05, T05, T04 K13, K15, K16, L16, L15, L13, L14, M16, M15, M13, N16, N15, N13, N14, P16, P15, R16, R14, T14, N10, P13, N12, T13, P03, N03, N04, R03, T01, T02, P04, T03, R04 M02, L03, N02, L04, R01, P02, M04, R02 A05 G16 Active High Low Low High Low Low Low Low Low Low Low High Low Low Low Low High High High Low Low I/O I/O Input I/O I/O Output I/O Input Output Output Input Output Output Output I/O Input Input Input I/O I/O I/O Output Input
15
5410B-HIREL-09/05
www..com
Table 10-2.
Signal Name GBL HRESET INT L1_TSTCLK(1) L2_TSTCLK(1) LSSD_MODE MCP PLL_CFG[0-3] QACK QREQ RSRV SMI SRESET SYSCLK TA TBEN TBST TC[0-1] TCK TDI TDO TEA TLBISYNC TMS TRST TS TSIZ[0-2] TT[0-4] WT NC
Signal Pinout Listing (Continued)
CBGA, HiTCE CBGA and CI-CGA Pin Number F01 A07 B15 D11 D12 B10 C13 A08, B09, A09, D09 D03 J03 D01 A16 B14 C09 H14 C02 A14 A02, A03 C11 A11 A12 H13 C04 B11 C10 J13 A13, D10, B12 B13, A15, B16, C14, C15 D02 B07, B08, C03, C06, C08, D05, D06, F03, H04, J16
(2)
Active Low Low Low Low Low High Low Low Low Low Low Low High Low High High High Low Low High Low Low High High Low Low Low
I/O I/O Input Input Input Input Input Input Input Input Output Output Input Input Input Input Input I/O Output Input Input Output Input Input Input Input I/O I/O I/O Output Input Output
(1)
VOLTDETGND Notes:
F03
1. These are test signals for factory use only and must be pulled up to OVDD for normal machine operation. 2. NC (not connected) in the 603e BGA package; internally tied to GND in the 603R BGA package to indicate to the power supply that a low-voltage processor is present.
16
TSPC603R
5410B-HIREL-09/05
10.2
GBL A1 A3 VDD A5 A7 A9 OGND GND OVDD A11 A13 A15 VDD A17 A19 A21 OGND GND OVDD A23 A25 A27 VDD DBWO DBG BG AACK GND A29 QREQ ARTRY OGND VDD OVDD ABB A31 DP0 GND DP1 DP2 DP3 OGND VDD OVDD DP4 DP5 DP6 GND DP7 DL23 DL24 OGND OVDD DL25 DL26 DL27 DL28 VDD OGND
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60
1
www..com
5410B-HIREL-09/05
CERQUAD 240 Package
Figure 10-2. CERQUAD 240: Top View
TOP VIEW
OVDD DL29 DL30 DL31 GND DH31 DH30 DH29 OGND OVDD DH28 DH27 DH26 DH25 DH24 DH23 OGND DH22 OVDD DH21 DH20 DH19 DH18 DH17 DH16 OGND DH15 OVDD DH14 DH13 DH12 DH11 DH10 DH9 OGND OVDD DH8 DH7 DH6 DL22 DL21 DL20 OGND OVDD DL19 DL18 DL17 DH5 DH4 DH3 OGND OVDD DH2 DH1 DH0 GND DL16 DL15 DL14 OGND
61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120
240 239 238 237 236 235 234 233 232 231 230 229 228 227 226 225 224 223 222 221 220 219 218 217 216 215 214 213 212 211 210 209 208 207 206 205 204 203 202 201 200 199 198 197 196 195 194 193 192 191 190 189 188 187 186 185 184 183 182 181
OVDD GND OGND CI WT QACK TBEN TLBISYNC RSRV AP0 AP1 OVDD OGND AP2 AP3 CSE0 TC0 TC1 OVDD CLK_OUT OGND BR APE DPE CKSTP_OUT CKSTP_IN HRESET PLL_CFG0 SYSCLK PLL_CFG1 PLL_CFG2 AVDD PLL_CFG3 VDD GND LSSD_MODE L1_TSTCLK L2_TSTCLK TRST TCK TMS TDI TDO TSIZ0 TSIZ1 TSIZ2 OVDD OGND TBST TT0 TT1 SRESET INT SMI MCP TT2 TT3 OVDD GND OGND
180 179 178 177 176 175 174 173 172 171 170 169 168 167 166 165 164 163 162 161 160 159 158 157 156 155 154 153 152 151 150 149 148 147 146 145 144 143 142 141 140 139 138 137 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121
TT4 A0 A2 VDD A4 A6 A8 OVDD GND OGND A10 A12 A14 VDD A16 A18 A20 OVDD GND OGND A22 A24 A26 VDD DRTR TA TEA DBDIS GND A28 CSE1 TS OVDD VDD OGND DBB A30 DL0 GND DL1 DL2 DL3 OVDD VDD OGND DL4 DL5 DL6 GND DL7 DL8 DL9 OVDD OGND DL10 DL11 DL12 DL13 VDD OVDD
TSPC603R
17
www..com
10.2.1
Pinout Listing Power and Ground Pins
CERQUAD Pin Number VCC GND
Table 10-3.
PLL (AVDD) Internal Logic Output Drivers
209 4, 14, 24, 34, 44, 59, 122, 137, 147, 157, 167, 177, 207 10, 20, 35, 45, 54, 61, 70, 79, 88, 96, 104, 112, 121, 128, 138, 148, 163, 173, 183, 194, 222, 229, 240 9, 19,29, 39, 49, 65, 116, 132, 142, 152, 162, 172, 182, 206, 239 8, 18, 33, 43, 53, 60, 69, 77, 86, 95, 103, 111, 120, 127, 136, 146, 161, 171, 181, 193, 220, 228, 238
Table 10-4.
Signal Name A[0-31] AACK ABB AP[0-3] APE ARTRY BG BR CI CKSTP_IN CKSTP_OUT CLK_OUT CSE[0-1] DBB DBG DBDIS DBWO DH[0-31] DL[0-31] DP[0-7] DPE DRTRY GBL HRESET
Signal Pinout Listing
CERQUAD Pin Number 179, 2, 178, 3, 176, 5, 175, 6, 174, 7, 170, 11, 169, 12, 168, 13, 166, 15, 165, 16, 164, 17, 160, 21, 159, 22, 158, 23, 151, 30, 144, 37 28 36 231,230,227,226 218 32 27 219 237 215 216 221 225,150 145 26 153 25 115, 114, 113, 110, 109, 108, 99, 98, 97, 94, 93, 92, 91, 90, 89, 87, 85, 84, 83, 82, 81, 80, 78, 76, 75, 74, 73, 72, 71, 68, 67, 66 143, 141, 140, 139, 135, 134, 133, 131, 130, 129, 126, 125, 124, 123, 119, 118, 117, 107, 106, 105, 102, 101, 100, 51, 52, 55, 56, 57, 58, 62, 63, 64 38, 40, 41, 42, 46, 47, 48, 50 217 156 1 214
18
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
Table 10-4.
Signal Name INT L1_TSTCLK L2_TSTCLK
(1) (1)
Signal Pinout Listing (Continued)
CERQUAD Pin Number 188 204 203 205 186 213, 211, 210, 208 235 31 232 187 189 212 155 234 192 224, 223 201 199 198 154 233 200 202 149 197, 196, 195 191, 190, 185, 184, 180 236
LSSD_MODE(1) MCP PLL_CFG[0-3] QACK QREQ RSRV SMI SRESET SYSCLK TA TBEN TBST TC[0-1] TCK TDI TDO TEA TLBISYNC TMS TRST TS TSIZ[0-2] TT[0-4] WT NC Notes:
1. These are test signals for factory use only and must be pulled up to VDD for normal machine operation. 2. OVDD inputs supply power to the I/O drivers and VDD inputs supply power to the processor core. Future members of the 603 family may use different OVDD and VDD input levels.
19
5410B-HIREL-09/05
www..com
Table 10-5.
Signal Name Address Bus Data Bus Data Bus
Address and Data Bus Signal Index for Cerquad, CBGA 255 and CI-CGA 255 Packages
Abbreviation A[0-31] DH[0-31] DL[0-31] Signal Function If output, physical address of data to be transferred If input, represents the physical address of a snoop operation Represents the state of data, during a data write operation if output, or during a data read operation if input Represents the state of data, during a data write operation if output, or during a data read operation if input Signal Type I/O I/O I/O
Table 10-6.
Signal Name
Signal Index for Cerquad, CBGA 255, HiTCE CBGA 255 and CI-CGA 255 Packages
Abbreviation AACK ABB Signal Function The address phase of a transaction is complete If output, the 603R is the address bus master If input, the address bus is in use If output, represents odd parity for each of 4 bytes of the physical address for a transaction If input, represents odd parity for each of 4 bytes of the physical address for snooping operations Incorrect address bus parity detected on a snoop If output, detects a condition in which a snooped address tenure must be retried If input, must retry the preceding address tenure May, with the proper qualification, assume mastership of the address bus Request mastership of the address bus A single-beat transfer will not be cached Must terminate operation by internally gating off all clocks, and release all outputs Has detected a checkstop condition and has ceased operation Cache replacement set element for the current transaction reloading into or writing out of the cache If output, the 603R is the data bus master If input, another device is bus master (For a write transaction) must release data bus and the data bus parity to high impedance during the following cycle May, with the proper qualification, assume mastership of the data bus May run the data bus tenure If output, odd parity for each of 8 bytes of data write transactions If input, odd parity for each byte of read data Incorrect data bus parity Must invalidate the data from the previous read operation Signal Type Input I/O
Address Acknowledge Address Bus Busy
Address Bus Parity
AP[0-3]
I/O
Address Parity Error Address Retry Bus Grant Bus Request Cache Inhibit Checkstop Input Checkstop Output Cache Set Entry Data Bus Busy Data Bus Disable Data Bus Grant Data Bus Write Only Data Bus Parity Data Parity Error Data Retry
APE ARTRY BG BR Cl CKSTP_IN CKSTP_OUT CSE[0-1] DBB DBDIS DBG DBW0 DP[0-7] DPE DRTRY
Output I/O Input Output Output Input Output Output I/O Input Input Input I/O Output Input
20
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
Table 10-6.
Signal Name Global Hard Reset Interrupt
Signal Index for Cerquad, CBGA 255, HiTCE CBGA 255 and CI-CGA 255 Packages (Continued)
Abbreviation GBL HRESET INT LSSD_MODE Signal Function If output, a transaction is global If input, a transaction must be snooped by the 603R Initiates a complete hard reset operation Initiates an interrupt if bit EE of MSR register is set LSSD test control signal for factory use only LSSD test control signal for factory use only LSSD test control signal for factory use only Initiates a machine check interrupt operation if the bit ME of MSR register and bit EMCP of HID0 register are set Configures the operation of the PLL and the internal processor clock frequency Available only on BGA package Indicates to the power supply that a low-voltage processor is present. All bus activity has terminated and the 603R may enter a quiescent (or low power) state Is requesting all bus activity normally to enter a quiescent (low power) state Represents the state of the reservation coherency bit in the reservation address register Initiates a system management interrupt operation if the bit EE of MSR register is set Initiates processing for a reset exception Represents the primary clock input for the 603R, and the bus clock frequency for 603R bus operation Provides PLL clock output for PLL testing and monitoring A single-beat data transfer completed successfully or a data beat in a burst transfer completed successfully The timebase should continue clocking If output, a burst transfer is in progress If input, when snooping for single-beat reads Special encoding for the transfer in progress Clock signal for the IEEE P1149.1 test access port (TAP) Serial data input for the TAP Serial data output for the TAP A bus error occurred Instruction execution should stop after execution of a tlbsync instruction Selects the principal operations of the test-support circuitry Provides an asynchronous reset of the TAP controller For memory accesses, these signals along with TBST indicate the data transfer size for the current bus operation Signal Type I/O Input Input Input Input Input Input Input Output Input Output Output Input Input Input Output Input Input I/O Output Input Input Output Input Input Input Input I/O
Factory Test
L1_TSTCLK L2_TSTCLK
Machine Check Interrupt PLL Configuration Power supply indicator Quiescent Acknowledge Quiescent Request Reservation System Management Interrupt Soft Reset System Clock Test Clock Transfer Acknowledge Timebase Enable Transfer Burst Transfer Code Test Clock Test Data Input Test Data Output Transfer Error Acknowledge TLBI Sync Test Mode Select Test Reset Transfer Size
MCP PLL_CFG[0-3] VOLTDETGND QACK QREQ RSRV SMI SRESET SYSCLK CLK_OUT TA TBEN TBST TC[0-1] TCK TDI TDO TEA TLBISYNC TMS TRST TSIZ[0-2]
21
5410B-HIREL-09/05
www..com
Table 10-6.
Signal Name
Signal Index for Cerquad, CBGA 255, HiTCE CBGA 255 and CI-CGA 255 Packages (Continued)
Abbreviation Signal Function If output, begun a memory bus transaction and the address bus and transfer attribute signals are valid If input, another master has begun a bus transaction and the address bus and transfer attribute signals are valid for snooping (see GBL) Type of transfer in progress A single-beat transaction is write-through Signal Type
Transfer Start
TS
I/O
Transfer Type Write-through
TT[0-4] WT
I/O Output
11. Electrical Characteristics
11.1 General Requirements
All static and dynamic electrical characteristics specified for inspection purposes and the relevant measurement conditions are given below: * Table 11-1: Static electrical characteristics for the electrical variants * Table 11-2: Dynamic electrical characteristics for the 603R The processor core frequency is determined by the bus (SYSCLK) frequency and the settings of the PLL_CFG0 to PLL_CFG3 signals. All timings are respectively specified to the rising edge of SYSCLK. These specifications are for 166 MHz to 300 MHz processor core frequencies for CBGA 255, HiTCE CBGA 255 and CI-CGA 255 packages and 166 MHz to 200 MHz processor core frequencies for the Cerquad 240 package.
11.2
Static Characteristics
Electrical Characteristics with VDD = AVDD = 2.5V 5%; OVDD = 3.3 5%V, GND = 0V, -55C TC 125C
Symbol VIH VIL CVIH CVIL VIN = 3.465V VIN = 5.5V
(1)(3)
Table 11-1.
Characteristics Input High Voltage (all inputs except SYSCLK) Input Low Voltage (all inputs except SYSCLK) SYSCLK Input High Voltage SYSCLK Input Low Voltage Input Leakage Current Hi-Z (off-state) Leakage Current Output High Voltage Output Low Voltage Capacitance, VIN = 0V, f = 1 MHz
(2)
Min 2 GND 2.4 GND 2.4 -
Max 5.5 0.8 5.5 0.4 30 300 30 300 0.4 10 15
Unit V V V V A A A A V V pF pF
IIN IIN ITSI ITSI VOH VOL CIN CIN
(1)(3) (1)(3)
VIN = 3.465V
VIN = 5.5V(1)(3) IOH = -7 mA IOL = +7 mA (excludes TS, ABB, DBB, and ARTRY)
Capacitance, VIN = 0V, f = 1 MHz(2) (for TS, ABB, DBB, and ARTRY) Notes:
1. Excludes test signals (LSSD_MODE, L1_TSTCLK, L2_TSTCLK, and JTAG signals). 2. Capacitance is periodically sampled rather than 100% tested.
22
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
3. Leakage currents are measured for nominal OVDD and VDD or both OVDD and VDD. Same variation (for example, both VDD and OVDD vary by either +5% or -5%)
11.3
11.3.1
Dynamic Characteristics
Clock AC Specifications Table 11-2 provides the clock AC timing specifications as defined in Figure 11-1. Clock AC Timing Specifications(1)(2)(3)(4) with VDD = AVDD = 2.5V 5%; OVDD = 3.3 5%V, GND = 0V, -55C TC 125C
CBGA 255, HiTCE CBGA 255, CI-CGA 255 and CERQUAD
Table 11-2.
CBGA 255, HiTCE CBGA 255 and CI-CGA 255 233 MHz Min 180 360 33.3 13.3 - 40 - - Max 233 466 75 30 2 60 266 MHz Min 180 360 33.3 13.3 - 40 - - Max 266 532 75 30 2 60 300 MHz Min 180 360 33.3 13.3 - 40 - - Max 300 600 75 30 2 60 Unit MHz MHz MHz ns ns % ps s
(1)
Figure Number
166 MHz Characteristics Processor Frequency VCO Frequency SYSCLK (bus) Frequency Min 150 300 25 15 - 40 - - Max 166 332 66.7 30 2 60
200 MHz Min 150 300 33.3 13.3 - 40 - - Max 200 400 66.7 30 2 60
Note
(5) (5)
(5)
1 2,3 4
SYSCLK Cycle Time SYSCLK Rise and Fall Time SYSCLK Duty Cycle (1.4V measured) SYSCLK Jitter 603R Internal PLL Relock Time
(3)
150
100
150
100
150
100
150
100
150
100
(2)
(3)(4)
Notes:
1. 2. 3. 4.
Rise and fall times for the SYSCLK input are measured from 0.4V to 2.4V. Cycle-to-cycle jitter is guaranteed by design. Timing is guaranteed by design and characterization and is not tested. The PLL relock time is the maximum amount of time required for PLL lock after a stable VDD, OVDD, AVDD and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the PLL relock time (100 s) during the power-on reset sequence. 5. Caution: The SYSCLK frequency and PLL_CFG[0-3] settings must be chosen so that the resulting SYSCLK (bus) frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL_CFG[0-3] signal description for valid PLL_CFG[0-3] settings.
Figure 11-1. SYSCLK Input Timing Diagram
1 2 CVih VM VM VM CVil 3
SYSCLK
VM = Midpoint Voltage (1.4V)
23
5410B-HIREL-09/05
www..com
11.3.2
Input AC Specifications Table 11-3 provides the input AC timing specifications for the 603R as defined in Figure 11-2 and Figure 11-3. Input AC Timing Specifications(1) with VDD = AVDD = 2.5V 5%; OVDD = 3.3 5%V, GND = 0V, -55C TC 125C
CBGA 255, HiTCE CBGA 255, CI-CGA 255 and Cerquad 240 Packages
Table 11-3.
CBGA 255, HiTCE CBGA 255 and CI-CGA 255 233, 266 MHz Min 2.5 3.5 8 1 1 0 Max - - - - - - 300 MHz Min 2.5 3.5 8 1 1 0 Max - - - - - - Unit ns ns tsyscl
k
Figure Number 10a 10b 10c 11a 11b 11c Notes:
166, 200 MHz Characteristics Address/data/transfer attribute inputs valid to SYSCLK (input setup) All other inputs valid to SYSCLK (input setup) Mode select inputs valid to HRESET (input setup) (for DRTRY, QACK and TLBISYNC) SYSCLK to address/data/transfer attribute inputs invalid (input hold) SYSCLK to all other inputs invalid (input hold) HRESET to mode select inputs invalid (input hold) (for DRTRY, QACK, and TLBISYNC) Min 2.5 4 8 1 1 0 Max - - - - - -
Note
(2)
(3) (4)(5)(6 )(7)
ns ns ns
(2)
(3) (4)(6) (7)
1. All input specifications are measured from the TTL level (0.8 or 2V) of the signal in question to the 1.4V of the rising edge of the input SYSCLK. Both input and output timings are measured at the pin. See Figure 11-3. 2. Address/data/transfer attribute input signals are composed of the following: A[0-31], AP[0-3], TT[0-4], TC[0-1], TBST, TSIZ[0-2], GBL, DH[0-31], DL[0-31], DP[9-7]. 3. All other input signals are composed of the following: TS, ABB, DBB, ARTRY, BG, AACK, DBG, DBWO, TA, DRTRY, TEA, DBDIS, HRESET, SRESET, INT, SMI, MCP, TBEN, QACK, TLBISYNC. 4. The setup and hold time is with respect to the rising edge of HRESET. See Figure 11-3. 5. tsysclk is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (in nanoseconds) of the parameter in question. 6. These values are guaranteed by design, and are not tested. 7. This specification is for configuration mode only. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the PLL relock time (100 s) during the power-on reset sequence.
Figure 11-2. Input Timing Diagram
SYSCLK 10a 10b 11a 11b VM
All inputs
VM = Midpoint Voltage (1.4V)
24
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
Figure 11-3. Mode Select Input Timing Diagram
VM HRESET 10c 11c
MODE PINS VM = Midpoint Voltage (1.4V)
11.3.3
Output AC Specifications Table 11-4 provides the output AC timing specifications for the 603R (shown in Figure 11-4). Output AC Timing Specifications(1)(2) with VDD = AVDD = 2.5V 5%; OVDD = 3.3 5%V, GND = 0V, CL = 50 pF, 55C TC 125C
CBGA 255, HiTCE CBGA 255, CI-CGA 255 and Cerquad 240 Packages 166, 200 MHz
Table 11-4.
CBGA 255, HiTCE CBGA 255 and CI-CGA 255 233, 266 MHz Min 1 - - - - 1 - - - 0.2 x tSYSCLK +1 - - Max - 9 8 11 9 - 8 1 7.5 300 MHz Min 1 - - - - 1 - - - 0.2 x tSYSCLK - - Max - 9 8 11 9 - 8 1 7.5 Unit ns ns ns ns ns ns ns tSYSCLK ns
(3)(5) (5)(7) (4)
Number 12 13a 13b 14a 14b 15 16 17 18
Characteristics SYSCLK to output driven (output enable time) SYSCLK to output valid (5.5V to 0.8V - TS, ABB, ARTRY, DBB) SYSCLK to output valid (TS, ABB, ARTRY, DBB) SYSCLK to output valid (5.5V to 0.8V - all except TS, ABB, ARTRY, DBB) SYSCLK to output valid (all except TS, ABB, ARTRY, DBB) SYSCLK to output invalid (output hold) SYSCLK to output high impedance (all except ARTRY, ABB, DBB) SYSCLK to ABB, DBB, high impedance after precharge SYSCLK to ARTRY high impedance before precharge SYSCLK to ARTRY precharge enable Maximum delay to ARTRY precharge SYSCLK to ARTRY high impedance after precharge
Min 1 - - - - 1 - - - 0.2 x tSYSCLK +1 - -
Max - 9 8 11 9 - 8.5 1 8
Note
(6)
(4)
(6)
(3)
19 20 21
- 1 2
- 1 2
- 1 2
ns tSYSCLK tSYSCLK
(8)
(5)(8)
(6)(8)
25
5410B-HIREL-09/05
www..com
Notes:
1. All output specifications are measured from the 1.4V of the rising edge of SYSCLK to the TTL level (0.8V or 2V) of the signal in question. Both input and output timings are measured at the pin. See Figure 11-4. 2. All maximum timing specifications assume CL = 50 pF. 3. This minimum parameter assumes CL = 0 pF. 4. SYSCLK to output valid (5.5V to 0.8V) includes the extra delay associated with discharging the external voltage from 5.5V to 0.8V instead of from VDD to 0.8V (5V CMOS levels instead of 3.3V CMOS levels). 5. tsysclk is the period of the external bus clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (ns) of the parameter in question. 6. The output signal transitions from GND to 2V or VDD to 0.8V. 7. The nominal precharge width for ABB and DBB is 0.5 x tsysclk. 8. The nominal precharge width for ARTRY is 1 x tsysclk.
Figure 11-4. Output Timing Diagram
SYSCLK
VM 14 15 12 16 VM VM
ALL OUTPUTS (Except TS, ABB, DBB, ARTRY)
13 13 15 16
TS
17
ABB, DBB
21 20 19 18
ARTRY
VM = Midpoint Voltage (1.4V)
26
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
11.4
JTAG AC Timing Specifications
JTAG AC Timing Specifications (independent of SYSCLK); VDD = AVDD = 2.5V 5%; OVDD = 3.3 5%V, GND = 0V, CL = 50 pF, -55C TC 125C
Characteristics TCK frequency of operation 1 2 3 4 5 6 7 8 9 10 11 12 13 TCK cycle time TCK clock pulse width measured at 1.4V TCK rise and fall times TRST setup time to TCK rising edge TRST assert time Boundary scan input data setup time Boundary scan input data hold time TCK to output data valid TCK to output high impedance TMS, TDI data setup time TMS, TDI data hold time TCK to TDO data valid TCK to TDO high impedance Min 0 62.5 25 0 13 40 6 27 4 3 0 25 4 3 Max 16 - - 3 - - - - 25 24 - - 24 15 Unit MHz ns ns ns ns ns ns ns ns ns ns ns ns ns
(2) (2) (3) (3) (1)
Table 11-5.
Number
Notes
Notes:
1. TRST is an asynchronous signal. The setup time is for test purposes only. 2. Non-test signal input timing with respect to TCK. 3. Non-test signal output timing with respect to TCK.
Figure 11-5. Clock Input Timing Diagram
1 2 2 VM VM
TCK
3 3
VM
VM = Midpoint Voltage (1.4V)
Figure 11-6. TRST Timing Diagram
TCK 4 TRST 5 VM
27
5410B-HIREL-09/05
www..com
Figure 11-7. Boundary-scan Timing Diagram
TCK VM VM 6 Data Inputs 8 Data Outputs 9 Data Outputs 8 Data Outputs Output data valid Output data valid 7
Input data valid
Figure 11-8. Test Access Port Timing Diagram
TCK VM 10 TDI, TMS 12 TDO 13 TDO 12 TDO Output Data Valid Output Data Valid VM 11
Input Data Valid
12. Functional Description
12.1 PowerPC Registers and Programming Model
The PowerPC architecture defines register-to-register operations for most computational instructions. Source operands for these instructions are accessed from the registers or are provided as immediate values embedded in the instruction opcode. The three-register instruction format allows specification of a target register distinct from the two source operands. Load and store instructions transfer data between registers and memory. PowerPC processors have two levels of privilege--supervisor mode of operation (typically used by the operating system) and user mode of operation (used by the application software). The programming models incorporate 32 GPRs, 32 FPRs, Special-purpose Registers (SPRs) and several miscellaneous registers. Each PowerPC microprocessor also has its own unique set of Hardware Implementation (HID) registers.
28
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
Having access to privilege instructions, registers, and other resources allows the operating system to control the application environment (providing virtual memory and protecting operating system and critical machine resources). Instructions that control the state of the processor, the address translation mechanism, and supervisor registers can be executed only when the processor is operating in supervisor mode. The following sections summarize the PowerPC registers that are implemented in the 603R.
12.1.1
General-purpose Registers (GPRs) The PowerPC architecture defines 32 user-level, General-purpose Registers (GPRs). These registers are either 32 bits wide in 32-bit PowerPC microprocessors or 64 bits wide in 64-bit PowerPC microprocessors. The GPRs serve as the data source or destination for all integer instructions.
12.1.2
Floating-point Registers (FPRs) The PowerPC architecture also defines 32 user-level, 64-bit Floating-point Registers (FPRs). The FPRs serve as the data source or destination for floating-point instructions. These registers can contain data objects of either single- or double-precision floating-point formats.
12.1.3
Condition Register (CR) The CR is a 32-bit user-level register that consists of eight four-bit fields that reflect the results of certain operations, such as move, integer and floating-point compare, arithmetic, and logical instructions, and provide a mechanism for testing and branching.
12.1.4
Floating-Point Status and Control Register (FPSCR) The Floating-point Status and Control Register (FPSCR) is a user-level register that contains all exception signal bits, exception summary bits, exception enable bits, and rounding control bits needed for compliance with the IEEE 754 standard.
12.1.5
Machine State Register (MSR) The Machine State Register (MSR) is a supervisor-level register that defines the state of the processor. The contents of this register are saved when an exception is taken and restored when the exception handling is completed. The 603R implements the MSR as a 32-bit register, 64-bit PowerPC processors implement a 64-bit MSR.
12.1.6
Segment Registers (SRs) For memory management, 32-bit PowerPC microprocessors implement sixteen 32-bit Segment Registers (SRs). To speed access, the 603R implements the segment registers as two arrays; a main array (for data memory accesses) and a shadow array (for instruction memory accesses). Loading a segment entry with the Move to Segment Register (STSR) instruction loads both arrays.
29
5410B-HIREL-09/05
www..com
12.1.7
Special-purpose Registers (SPRs) The powerPC operating environment architecture defines numerous special-purpose registers that serve a variety of functions, such as providing controls, indicating status, configuring the processor, and performing special operations. During normal execution, a program can access the registers, shown in Figure 12-1 on page 32, depending on the program's access privilege (supervisor or user, determined by the privilege-level (PR) bit in the MSR. Note that registers such as the GPRs and FPRs are accessed through operands that are part of the instructions. Access to registers can be explicit (that is, through the use of specific instructions for that purpose such as Move to special-purpose register (mtspr) and move from special-purpose register (mfspr) instructions or implicit, as the part of the execution of an instruction. Some registers are accessed both explicitly and implicitly. In the 603R, all SPRs are 32 bits wide. * User-level SPRs: The following 603R SPRs are accessible by user-level software: - Link Register (LR) - The link register can be used to provide the branch target address and to hold the return address after branch and link instructions. The LR is 32 bits wide in 32-bit implementations. - Count Register (CTR) - The CRT is decremented and tested automatically as a result of branch-and-count instructions. The CTR is 32 bits wide in 32-bit implementations. - Integer Exception Register (XER) - The 32-bit XER contains the summary overflow bit, integer carry bit, overflow bit, and a field specifying the number of bytes to be transferred by a Load String Word Indexed (LSWX) or Store String Word Indexed (STSWX) instruction. * Supervisor-level SPRs: The 603R also contains SPRs that can be accessed only by supervisor-level software. These registers consist of the following: - The 32-bit DSISR defines the cause of data access and alignment exceptions. - The Data Address Register (DAR) is a 32-bit register that holds the address of an access after an alignment or DSI exception. - Decrementer register (DEC) is a 32-bit decrementing counter that provides a mechanism for causing a decrementer exception after a programmable delay. - The 32-bit SDR1 specifies the page table format used in virtual-to-physical address translation for pages. (Note that physical address is referred to as real address in the architecture specification). - The machine status Save/Restore Register 0 (SRR0) is a 32-bit register that is used by the 603R for saving the address of the instruction that caused the exception, and the address to return to when a Return from Interrupt (RFI) instruction is executed. - The machine status Save/Restore Register 1 (SRR1) is a 32-bit register used to save machine status on exceptions and to restore machine status when an RFI instruction is executed. - The 32-bit SPRG0-SPRG3 registers are provided for operating system use. - The External Access Register (EAR) is a 32-bit register that controls access to the external control facility through the External Control In Word Indexed (ECIWX) and External Control Out Word Indexed (ECOWX) instructions.
30
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
- The Time Base register (TB) is a 64-bit register that maintains the time of day and operates interval timers. The TB consists of two 32-bit fields - Time Base Upper (TBU) and Time Base Lower (TBL). - The Processor Version Register (PVR) is a 32-bit, read-only register that identifies the version (model) and revision level of the PowerPC processor. - Block Address Translation (BAT) arrays - The PowerPC architecture defines 16 BAT registers, divided into four pairs of Data BATs (DBATs) and four pairs of instruction BATs (IBATs). See Figure 12-1 for a list of the SPR numbers for the BAT arrays. The following supervisor-level SPRs are implementation-specific to the 603R: - The DMISS and IMISS registers are read-only registers that are loaded automatically upon an instruction or data TLB miss. - The HASH1 and HASH2 registers contain the physical addresses of the primary and secondary Page Table Entry Groups (PTEGs). - The ICMP and DCMP registers contain a duplicate of the first word in the Page Table Entry (PTE) for which the table search is looking. - The Required Physical Address (RPA) register is loaded by the processor with the second word of the correct PTE during a page table search. - The hardware implementation (HID0 and HID1) registers provide the means for enabling the 603R's checkstops and features, and allows software to read the configuration of the PLL configuration signals. - The Instruction Address Breakpoint Register (IABR) is loaded with an instruction address that is compared to instruction addresses in the dispatch queue. When an address match occurs, an instruction address breakpoint exception is generated. Figure 12-1 shows all the 603R registers available at the user and supervisor level. The number to the right of the SPRs indicate the number that is used in the syntax of the instruction operands to access the register.
31
5410B-HIREL-09/05
www..com
Figure 12-1. PowerPC Microprocessor Programming Model - Register
SUPERVISOR MODEL Configuration Registers USER MODEL General-purpose Registers GPR0 GPR1 Instruction BAT Registers GPR31 IBAT0U IBAT0L IBAT1U Floating-point Registers FPR0 FPR1 IBAT1L IBAT2U IBAT2L IBAT3U IBAT3L GPR31 SDR1 SDR1 Condition Register CR Exception Handling Registers Floating-point Status and Control Register FPSCR XER XER Link Register LR Count Register CTR SPR9 SPR8 SPR1 Data Address Register DAR SPRGs SPRG0 SPRG1 SPRG2 SPRG3 SPR 272 SPR 273 SPR 274 SPR 275 Miscellaneous Registers Time Base Facility (for writing) TBL TBU SPR 284 SPR 285 External Address Register (Optional) EAR SPR 282 Decrementer DEC SPR 22 SPR 19 DSISR DSISR Save and Restore SRR0 SRR1 SPR 26 SPR 27 SPR 18 SR 15 SPR 25 SPR 528 SPR 529 SPR 530 SPR 531 SPR 532 SPR 533 SPR 534 SPR 535 Hardware Implementation Registers(1) HID0 HID1 SPR1 008 SPR1 009 Memory Management Registers Data BAT Registers DBAT0U DBAT0L DBAT1U DBAT1L DBAT2U DBAT2L DBAT3U DBAT3L SPR 536 SPR 537 SPR 538 SPR 539 SPR 540 SPR 541 SPR 542 SPR 543 Software Table Search Registers(1) DMISS DCMP HASH1 HASH2 IMISS ICMP RPA SPR 976 SPR 977 SPR 978 SPR 979 SPR 980 SPR 981 SPR 982 Machine State Register MSR Processor Version Register PVR SPR 287
Segment Registers SR0 SR1
Time Base Facility (for reading) TBL TBU TBR 268 TBR 269
Instruction Address Breakpoint Register(1) IABR SPR 1010
32
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
12.2
Instruction Set and Addressing Modes
The following subsections describe the PowerPC instruction set and addressing modes in general.
12.2.1
PowerPC Instruction Set and Addressing Modes All PowerPC instructions are encoded as single-word (32-bit) opcodes. Instruction formats are consistent among all instruction types, permitting efficient decoding to occur in parallel with operand accesses. This fixed instruction length and consistent format greatly simplifies instruction pipelining. PowerPC Instruction Set The PowerPC instructions are divided into the following categories: * Integer Instructions - these include computational and logical instructions - Integer arithmetic instructions - Integer compare instructions - Integer logical instructions - Integer rotate and shift instructions * Floating-point Instructions - these include floating-point computational instructions, as well as instructions that affect the FPSCR - Floating-point arithmetic instructions - Floating-point multiply/add instructions - Floating-point rounding and conversion instructions - Floating-point compare instructions - Floating-point status and control instructions * Load/Store Instructions - these include integer and floating-point load and store instructions - Integer load and store instruction - Integer load and store multiple instructions - Floating-point load and store - Primitives used to construct atomic memory operations (lwarx and stwcx instructions) * Flow Control Instructions - these include branching instructions, condition register logical instructions, trap instructions, and other instructions that affect the instruction flow - Branch and trap instructions - Condition register logical instructions * Processor Control Instructions - these instructions are used for synchronizing memory accesses and management of caches, TLBs, and the segment registers - Move to/from SPR instructions - Move to/from MSR - Synchronize - Instruction synchronize
33
5410B-HIREL-09/05
www..com
* Memory Control Instructions - these instructions provide control of caches, TLBs, and segment registers - Supervisor-level cache management instructions - User-level cache instructions - Segment register manipulation instructions - Translation lookaside buffer management instructions Note that this grouping of the instructions does not indicate which execution unit executes a particular instruction or group of instructions. Integer instructions operate on byte, half-word, and word operands. Floating-point instructions operate on single-precision (one word) and double-precision (one double word) floating-point operands. The PowerPC architecture uses instructions that are four bytes long and word-aligned. It provides for byte, half-word, and word operand loads and stores between the memory and a set of 32 GPRs. It also provides for word and double-word operand loads and stores between the memory and a set of 32 Floating-point Registers (FPRs). Computational instructions do not modify the memory. To use a memory operand in a computation and then modify the same or another memory location, the memory contents must be loaded into a register, modified, and then written back to the target location with distinct instructions. PowerPC processors follow the program flow when they are in the normal execution state. However, the flow of instructions can be interrupted directly by the execution of an instruction or by an asynchronous event. Either kind of exception may cause one of several components of the system software to be invoked. * Calculating Effective Address The Effective Address (EA) is the 32-bit address computed by the processor when executing a memory access or branch instruction or when fetching the next sequential instruction. The PowerPC architecture supports two simple memory addressing modes: - EA = (RA|0) + offset (including offset = 0) (register indirect with immediate index) - EA = (RA|0) + rB (register indirect with index) These simple addressing modes allow efficient address generation for memory accesses. Calculation of the effective address for aligned transfers occurs in a single clock cycle. For a memory access instruction, if the sum of the effective address and the operand length exceeds the maximum effective address, the memory operand is considered to wrap around from the maximum effective address to effective address 0. Effective address computations for both data and instruction accesses use 32-bit unsigned binary arithmetic. A carry over from bit 0 is ignored in 32-bit implementations.
34
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
12.2.2
PowerPC 603R Microprocessor Instruction Set The 603R instruction set is defined as follows: * The 603R provides hardware support for all 32-bit PowerPC instructions. * The 603R provides two implementation-specific instructions used for software table search operations following TLB misses: - Load Data TLB Entry (tlbld) - Load Instruction TLB Entry (tlbli) * The 603R implements the following instructions which are defined as optional by the PowerPC architecture : - External Control in Word Indexed (eciwx) - External Control Out Word Indexed (ecowx) - Floating Select (fsed) - Floating Reciprocal Estimate Single-Precision (fres) - Floating Reciprocal Square Root Estimate (frsqrte) - Store Floating-Point as Integer Word (stfiwx)
12.3
Cache Implementation
The following subsections describe the way the PowerPC architecture deals with cache in general, and the 603R's specific implementation.
12.3.1
PowerPC Cache Characteristics The PowerPC architecture does not define hardware aspects of cache implementations. For example, some PowerPC processors, including the 603R, have separate instruction and data caches (harvard architecture). The PowerPC microprocessor controls the following memory access modes on a page or block basis: * Write-back/write-through mode * Cache-inhibited mode * Memory coherency Note that in the 603R, a cache line is defined as eight words. The VEA defines cache management instructions that provide a means by which the application programmer can affect the cache contents.
12.3.2
PowerPC 603R Microprocessor Cache Implementation The 603R has two 16-Kbyte, four-way set-associative (instruction and data) caches. The caches are physically addressed, and the data cache can operate in either write-back or write-through modes as specified by the PowerPC architecture. The data cache is configured as 128 sets of four lines each. Each line consists of 32 bytes, two state bits, and an address tag. The two state bits implement the three-state MEI (Modified/Exclusive/Invalid) protocol. Each line contains eight 32-bit words. Note that the PowerPC architecture defines the term block as the cacheable unit. For the 603R, the block size is equivalent to a cache line. A block diagram of the data cache organization is shown in Figure 12-2 on page 36.
35
5410B-HIREL-09/05
www..com
The instruction cache also consists of 128 sets of 4 lines, and each line consists of 32 bytes, an address tag, and a valid bit. The instruction cache may not be written to except through a line fill operation. The instruction cache is not snooped, and cache coherency must be maintained by software. A fast hardware invalidation capability is provided to support cache maintenance. The organization of the instruction cache is very similar to the data cache shown in Figure 12-2 on page 36. Each cache line contains eight contiguous words from memory that are loaded from an 8-word boundary (that is, bits A27-A32 of the effective addresses are zero); thus, a cache line never crosses a page boundary. Misaligned accesses across a page boundary can incur a performance penalty. The 603's cache lines are loaded in four beats of 64 bits each. The burst load is performed as "critical double word first". The cache that is being loaded is blocked to internal accesses until the load is completed. The critical double word is simultaneously written to the cache and forwarded to the requesting unit, thus minimizing stalls due to load delays. To ensure coherency among caches in a multiprocessor (or multiple caching device) implementation, the 603R implemements the MEI protocol. These three states, modified, exclusive, and invalid, indicate the state of the cache block as follows: * Modified - the cache line is modified with respect to system memory; that is, data for this address is valid only in the cache and not in the system memory * Exclusive - this cache line holds valid data that is identical to the data at this address insystem memory. No other cache has this data * Invalid - this cache line does not hold valid data Cache coherency is enforced by on-chip bus snooping logic. Since the 603R's data cache tags are single ported, a simultaneous load or store and snoop access represent a resource contention. The snoop access is granted first access to the tags. The load or store then occurs on the clock following snoop. Figure 12-2. Data Cache Organization
128 sets
Block 0 Block 1 Block 2 Block 3
Address Tag 0 Address Tag 1 Address Tag 2 Address Tag 3
State State State State
Words 0-07 Words 0-07 Words 0-07 Words 0-07 8 words/block
36
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
12.3.3
Exception Model The following subsections describe the PowerPC exception model and the 603R implementation.
12.3.4
PowerPC Exception Model The PowerPC exception mechanism allows the processor to change to supervisor state as a result of external singles, errors, or unusual conditions arising in the execution of instructions, and differ from the arithmetic exceptions defined by the IEEE for floating-point operations. When exceptions occur, information about the state of the processor is saved to certain registers and the processor begins execution at an address (exception vector) predetermined for each exception. Processing of exceptions occurs in supervisor mode. Although multiple exception conditions can map to a single exception vector, a more specific condition may be determined by examining a register associated with the exception - for example, the DSISR and the FPSCR. Additionally, some exception conditions can be explicitly enabled or disabled by software. The PowerPC architecture requires that exceptions be handled in program order; therefore, although a particular implementation may recognize exception conditions out of order, they are presented strictly in order. When an instruction-caused exception is recognized, any unexecuted instructions that appear earlier in the instruction stream, including any that have not yet entered the execute state, must be completed before the exception is taken. Any exceptions caused by such instructions are handled first. Likewise, exceptions that are asynchronous and precise are recognized when they occur, but are not handled until the instruction currently in the completion state successfully completes execution or generates an exception, and the completed store queue is emptied. Unless a catastrophe event causes a system reset or machine check exception, only one exception is handled at a time. If, for example, a single instruction encounters multiple exception conditions, those conditions are encountered sequentially. After the exception handler handles an exception, the instruction execution continues until the next exception condition is encountered. However, in many cases there is no attempt to re-execute the instruction. This method of recognizing and handling exception conditions sequentially guarantees that exceptions are recoverable. Exception handlers should save the information stored in SRR0 and SRR1 early to prevent the program state from being lost due to a system reset and machine check exception or to an instruction-caused exception in the exception handler, and before enabling external interrupts. The PowerPC architecture supports four types of exceptions: * Synchronous, Precise - these are caused by instructions. All instruction-caused exceptions are handled precisely; that is, the machine state at the time the exception occurs is known and can be completely restored. This means that (excluding the trap and system call exceptions) the address of the faulting instruction is provided to the exception handler and that neither the faulting instruction nor subsequent instructions in the code stream will complete execution before the exception is taken. Once the exception is processed, execution resumes at the address of the faulting instruction (or at an alternate address provided by the exception handler). When an exception is taken due to a trap or system call instruction, execution resumes at an address provided by the handler.
37
5410B-HIREL-09/05
www..com
* Synchronous, Imprecise - the PowerPC architecture defines two imprecise floating-point exception modes, recoverable and nonrecoverable. Even though the 603R provides a means to enable the imprecise modes, it implements these modes identically to the precise mode (That is, all enabled floating-point exceptions are always precise on the 603R). * Asynchronous, Maskable - the external, SMI, and decrementer interrupts are maskable asynchronous exceptions. When these exceptions occur, their handling is postponed until the next instruction, and any exceptions associated with that instruction completes execution. If there are no instructions in the execution units, the exception is taken immediately upon determination of the correct restart address (for loading SRR0). * Asynchronous, Non-maskable - there are two non-maskable asynchronous exceptions: the system reset and machine check exception. These exceptions may not be recoverable, or may provide a limited degree of recoverability. All exceptions report recoverability through the SMR[RI] bit. 12.3.5 PowerPC 603R Microprocessor Exception Model As specified by the PowerPC architecture, all 603R exceptions can be described as either precise or imprecise and either synchronous or asynchronous. Asynchronous exceptions (some of which are maskable) are caused by events external to the processor's execution; synchronous exceptions, which are all handled precisely by the 603R, are caused by instructions. The 603R exception classes are shown in Table 12-1. Table 12-1. PowerPC 603R Microprocessor Exception Classifications
Precise/Imprecise Imprecise Exception Type Machine check System reset External interrupt Decrementer System management interrupt Instruction-caused exceptions
Synchronous/Asynchronous Asynchronous, Non Maskable
Asynchronous, Maskable Synchronous
Precise Precise
Although exceptions have other characteristics as well, such as whether they are maskable or non-maskable, the distinctions shown in Table 12-1 define categories of exceptions that the 603R handles uniquely. Note that Table 12-1 includes no synchronous imprecise instructions. While the PowerPC architecture supports imprecise handling of floating-point exceptions, the 603R implements these exception modes as precise exceptions. The 603R's exceptions, and conditions that cause them, are listed in Table 12-2. Exceptions that are specific to the 603R are indicated. Table 12-2. Exceptions and Conditions
Vector Offset (hex) 00000 00100 00200 Causing Conditions - A system reset is caused by the assertion of either SRESET or HRESET A machine check is caused by the assertion of the TEA signal during a data bus transaction, assertion of MCP, or an address or data parity error
Exception Type Reserved System reset Machine check
38
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
Table 12-2.
Exceptions and Conditions (Continued)
Vector Offset (hex) Causing Conditions The cause of a DSI exception can be determined by the bit settings in the DSISR, listed as follows: 1 Set if the translation of an attempted access is not found in the primary hash table entry group (HTEG), or in the rehashed secondary HTEG, or in the range of the DBAT register; otherwise cleared 4 Set if a memory access is not permitted by the page or DBAT protection mechanism; otherwise cleared 5 Set by an eciwx or ecowx instruction if the access is to an address that is marked as write-through, or execution of a load/store instruction that accesses a direct-store segment 6 Set for a store operation and cleared for a load operation 11 Set if eciwx or ecowx is used and EAR[E] is cleared An ISI exception is caused when an instruction fetch cannot be performed for any of the following reasons:
Exception Type
DSI
00300
ISI
00400
* The effective (logical) address cannot be translated. That is, there is a page fault for this portion of the translation, so an ISI exception must be taken to load the PTE (and possibly the page) into memory * The fetch access violates memory protection. If the key bits (Ks and Kp) in the segment register and the PP bits in the PTE are set to prohibit read access, instructions cannot be fetched from this location
External interrupt
00500
An external interrupt is caused when MSR[EE] = 1 and the INT signal is asserted An alignment exception is caused when the 603e cannot perform a memory access for any of the reasons described below:
* The operand of a floating-point load or store instruction is not word-aligned * The operand of lmw, stmw, lwarx, and stwcx, instructions are not aligned
Alignment 00600
* The operand of a single-register load or store operation is not aligned, and the 603e is in little-endian mode * The instruction is lmw, stmw, lswi, lwsx, stswi, stswx and the 603e is in littleendian mode * The operand of dcbz is in storage that is write-through-required, or caching inhibited
39
5410B-HIREL-09/05
www..com
Table 12-2.
Exceptions and Conditions (Continued)
Vector Offset (hex) Causing Conditions A program exception is caused by one of the following exception conditions, which correspond to bit settings in SRR1 and arise during execution of an instruction:
Exception Type
* Floating-point enabled exception - A floating-point enabled exception condition is generated when the following condition is met: (MSR[FE0] | MSR[FE1]) & FPSCR[FEX] is 1 FPSER[FEX] is set by the execution of a floating-point instruction that causes an enabled exception or by the execution of one of the "move to FPSCR" instructions that results in both an exception condition bit and its corresponding enable bit being set in the FPSCR * Illegal instruction - an illegal instruction program exception is generated when execution of an instruction is attempted with an illegal opcode or illegal combination of opcode and extended opcode fields (including PowerPC instructions not implemented in the 603e), or when execution of an optional instruction not provided in the 603e is attempted (these do not include those optional instructions that are treated as no-ops) * Privileged instruction - a privileged instruction type program exception is generated when the execution of a privileged instruction is attempted and the MSR register user privilege bit, MSR[PR], is set. In the 603e, this exception is generated for mtspr or mfspr with an invalid SPR field if SPR[0] = 1 and MSR[PR] = 1. This may not be true for all PowerPC processors * Trap - a trap type program exception is generated when any of the conditions specified in a trap instruction is met
Floating-point unavailable Decrementer Reserved System call Trace Reserved Reserved Instruction translation miss Data load translation miss Data store translation miss 00800 A floating-point unavailable exception is caused by an attempt to execute a floating-point instruction (including floating-point load, store, and more instructions) when the floatingpoint available bit is disabled, (MSR[FP] = 0) The decrementer exception occurs when the most significant bit of the decrementer (DEC) register transitions from 0 to 1. Must also be enabled with the MSR[EE] bit - A system call exception occurs when a System Call (sc) instruction is executed A trace execution is taken when MSR[SE] = 1 or when the currently completing instruction is a branch and MSR[BE] = 1 The 603e does not generate an exception to this vector. Other PowerPC processors may use this vector for floating-point assist exceptions - An instruction translation miss exception is caused when an effective address for an instruction fetch cannot be translated by the ITLB A data load translation miss exception is caused when an effective address for a data load operation cannot be translated by the DTLB A data store translation miss exception is caused when an effective address for a data store operation cannot be translated by the DTLB; or where a DTLB hit occurs, and the change bit in the PTE must be set due to a data store operation
Program
00700
00900 00A00-00BFF 00C00 00D00 00E00 00E10-00FFF 01000 01100
01200
40
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
Table 12-2.
Exceptions and Conditions (Continued)
Vector Offset (hex) 01300 Causing Conditions An instruction address breakpoint exception occurs when the address (bits 0-29) in the IABR matches the next instruction to complete in the completion unit, and the IABR enable bit (bit 30) is set to 1 A system management interrupt is caused when MSR[EE] = 1 and the SMI input signal is asserted -
Exception Type Instruction address breakpoint System management interrupt Reserved
01400 01500-02FFF
12.4
Memory Management
The following subsections describe the memory management features of the PowerPC architecture, and the 603R implementation, respectively.
12.4.1
PowerPC Memory Management The primary functions of the MMU are to translate logical (effective) addresses to physical addresses for memory accesses, and to provide access protection on blocks and pages of memory. There are two types of accesses generated by the 603R that require address translation -- instruction accesses, and data accesses to memory generated by load and store instructions. The PowerPC MMU and exception model support demand-paged virtual memory. Virtual memory management permits execution of programs larger than the size of physical memory; demand-paged implies that individual pages are loaded into physical memory from system memory only when they are first accessed by an executing program. The hashed page table is a variable-sized data structure that defines the mapping between virtual page numbers and physical page numbers. The page table size is a power of 2, and its starting address is a multiple of its size. The page table contains a number of Page Table Entry Groups (PTEGs). A PTEG contains eight Page Table Entries (PTEs) of eight bytes each; therefore, each PTEG is 64 bytes long. PTEG addresses are entry points for table search operations. Address translations are enabled by setting bits in the MSR-MSR[IR] enables instruction address translations and MSR[DR] enables data address translations.
12.4.2
PowerPC 603R Microprocessor Memory Management The instruction and data memory management units in the 603R provide 4 Gbytes of logical address space accessible to the supervisor and user programs with a 4 Kbyte page size and 256M byte segment size. Block sizes range from 128 Kbytes to 256 Mbytes and are software selectable. In addition, the 603R uses an interim 52-bit virtual address and hashed page tables for generating 32-bit physical addresses. The MMUs in the 603R rely on the exception processing mechanism for the implementation of the paged virtual memory environment and for enforcing protection of designated memory areas. Instruction and data TLBs provide address translation in parallel with the on-chip cache access, incurring no additional time penalty in the event of a TLB hit. A TLB is a cache of the most recently used page table entries. The software is responsible for maintaining the consistency of the TLB with memory.
41
5410B-HIREL-09/05
www..com
The 603R's TLBs are 64-entry, 2-way set-associative caches that contain instruction and data address translations. The 603R provides hardware assistance for software table search operations through the ashed page table on the TLB misses. The supervisor software can invalidate TLB entries selectively. The 603R also provides independent four-entry BAT arrays for instructions and data that maintain address translations for blocks of memory. These entries define blocks that can vary from 128 Kbytes to 256 Mbytes. The BAT arrays are maintained by system software. As specified by the PowerPC architecture, the hashed page table is a variable-sized data structure that defines the mapping between virtual page numbers and physical page numbers. The page table size is a power of 2, and its starting address is a multiple of its size. Also as specified by the PowerPC architecture, the page table contains a number of Page Table Entry Groups (PTEGs). A PTEG contains eight Page Table Entries (PTEs) of eight bytes each; therefore, each PTEG is 64 bytes long. PTEG addresses are entry points for table search operations. 12.4.3 Instruction Timing The 603R is a pipelined superscalar processor. A pipelined processor is one in which the processing of an instruction is reduced into discrete stages. Because the processing of an instruction is broken into a series of stages, an instruction does not require the entire resources of an execution unit. For example, after an instruction completes the decode stage, it can pass on to the next stage, while the subsequent instruction can advance into the decode stage. This improves the throughput of the instruction flow. For example, it may take three cycles for a floating-point instruction to complete, but if there are no stalls in the floating-point pipeline, a series of floating-point instructions can have a throughput of one instruction per cycle. The instruction pipeline in the 603R has four major pipeline stages, described as follows: * The fetch pipeline stage primarily involves retrieving instructions from the memory system and determining the location of the next instruction retrieval. Additionally, the BPU decodes branches during the fetch stage and folds out branch instructions before the dispatch stage if possible. * The dispatch pipeline stage is responsible for decoding the instructions supplied by the instruction retrieval stage, and determining which of the instructions are eligible to be dispatched in the current cycle. In addition, the source operands of the instructions are read from the appropriate register file and dispatched with the instruction to the execute pipeline stage. At the end of the dispatch pipeline stage, the dispatched instructions and their operands are latched by the appropriate execution unit. * During the execute pipeline stage each execution unit that has an executable instruction executes the selected instruction (perhaps over multiple cycles), writes the instruction's result into the appropriate rename register, and notifies the completion stage when the instruction has finished execution. In the case of an internal exception, the execution unit reports the exception to the completion/writeback pipeline stage and discontinues instruction execution until the exception is handled. The exception is not signaled until that instruction is the next to be completed. Execution of most floating-point instructions is pipelined within the FPU allowing up to three instructions to be executing in the FPU concurrently. The pipeline stages for the floating-point unit are multiply, add, and round-convert. Execution of most load/store instructions is also pipelined. The load/store unit has two pipeline stages. The first stage is for effective address calculation and MMU translation and the second stage is for accessing the data in the cache.
42
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
* The complete/writeback pipeline stage maintains the correct architectural machine state and transfers the contents of the rename registers to the GPRs and FPRs as instructions are retired. If the completion logic detects an instruction causing an exception, all following instructions are cancelled, their execution results in rename registers are discarded, and instructions are fetched from the correct instruction stream. A superscalar processor is one that issues multiple independent instructions into multiple pipelines allowing instructions to execute in parallel. The 603R has five independent execution units, one each for integer instructions, floating-point instructions, branch instructions, load/store instructions, and system register instructions. The IU and the FPU each have dedicated register files for maintaining operands (GPRs and FPRs, respectively), enabling integer calculations and floating-point calculations to occur simultaneously without interference. Because the PowerPC architecture can be applied to such a wide variety of implementations, instruction timing among various PowerPC processors varies accordingly.
13. Preparation for Delivery
13.1 Packaging
Microcircuits are prepared for delivery in accordance with MIL-PRF-38535.
13.2
Certificate of Compliance
Atmel offers a certificate of compliance with each shipment of parts, affirming the products are in compliance with the MIL-STD-883 standard and guaranteeing the parameters that are not tested at temperature extremes for the entire temperature range.
13.3
Handling
MOS devices must be handled with certain precautions to avoid damage caused by an accumulation of static charge. Input protection devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended: 1. The devices should be handled on benches with conductive and grounded surfaces. 2. Ground test equipment and tools should be used. 3. The devices should not be handled by the leads. 4. The devices should be stored in conductive foam or carriers. 5. Use of plastic, rubber, or silk in MOS areas should be avoided. 6. Relative humidity above 50 percent should be maintained if practical.
13.4
Choice of Clock Relationships
The 603R microprocessors provide customers with numerous clocking options. An internal phase-lock loop synchronizes the processor (CPU) clock to the bus or system clock (SYSCLK) at various ratios. Inside each PowerPC microprocessor is a phase-lock loop circuit. A Voltage Controlled Oscillator (VCO) is precisely controlled in frequency and phase by a frequency/phase detector which compares the input bus frequency (SYSCLK frequency) to a submultiple of the VCO. The ratio of CPU to SYSCLK frequencies is often referred to as the bus mode (for example, 2:1 bus mode).
43
5410B-HIREL-09/05
www..com
In Table 13-1, the horizontal scale represents the bus frequency (SYSCLK) and the vertical scale represents the PLL-CFG[0-3] signals. For a given SYSCLK (bus) frequency, the PLL configuration signals set the internal CPU and VCO frequency of operation. Table 13-1. CPU Frequencies for Common Bus Frequencies and Multipliers
CPU Frequency in MHZ (VCO Frequency in MHz) specific to CBGA 255, HiTCE CBGA 255 and CI-CGA 255 Bus-toCore Multiplier 2x 2x 2.5x 3x 3.5x 4x 4.5x 5x 5.5x 6x Core-to VCO Multiplier 2x 4x 2x 2x 2x 2x 2x 2x 2x 2x Bus 25 MHz 150 (300) Bus 33.33 MHz 150 (300) 166 (333) 183 (366) 200 (400) Bus 40 MHz 160 (320) 180 (360) 200 (400) 220 (440) 240 (480) PLL bypass Clock off Bus 50 MHz 150 (300) 175 (350) 200 (400) 225 (450) 250 (500) 275 (550) 300 (600) Bus 60 MHz 150 (300) 180 (360) 210 (420) 240 (480) 270 (540) 300 (600) Bus 66.67 MHz 166 (333) 200 (400) 233 (466) 267 (533) 300 (600) Bus 75 MHz 150 (300) 187 (375) 225 (450) 263 (525) 300 (600) -
PLL_CFG[0-3] 0100 0101 0110 1000 1110 1010 0111 1011 1001 1101 0011 1111
CPU Frequency in MHZ (VCO Frequency in MHz) specific to CERQUAD PLL_CFG[0-3] 0100 0101 0110 1000 1110 Bus-to-Core Multiplier 2x 2x 2.5x 3x 3.5x Core-to VCO Multiplier 2x 4x 2x 2x 2x Bus 25 MHz - - - - - Bus 33.33 MHz - - - - - Bus 40 MHz - - - - - Bus 50 MHz - - - 150 (300) 175 (350) Bus 60 MHz - - 150 (300) 180 (360) - Bus 66.67 MHz - - 166 (333) 200 (400) -
44
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
CPU Frequency in MHZ (VCO Frequency in MHz) specific to CERQUAD PLL_CFG[0-3] 1010 0111 1011 1001 1101 0011 1111 Notes: Bus-to-Core Multiplier 4x 4.5x 5x 5.5x 6x Core-to VCO Multiplier 2x 2x 2x 2x 2x Bus 25 MHz - - - - 150 (300) Bus 33.33 MHz - 150 (300) 166 (333) 183 (366) 200 (400) PLL bypass Clock off Bus 40 MHz 160 (320) 180 (360) 200 (400) - - Bus 50 MHz 200 (400) - - - - Bus 60 MHz - - - - - Bus 66.67 MHz - - - - -
1. Some PLL configurations may select bus, CPU or VCO frequencies which are not supported. 2. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set for 1:1 mode operation. This mode is intended for factory use only. The AC timing specifications given in this document do not apply in PLL-bypass mode. 3. In clock-off mode, no clocking occurs inside the 603e regardless of the SYSCLK input.
14. System Design Information
14.1 PLL Power Supply Filtering
The AVDD power signal is implemented on the 603e to provide power to the clock generation phase-locked loop. To ensure stability of the internal clock, the power supplied to the AVDD input signal should be filtered using a circuit similar to the one shown in Figure 14-1. The circuit should be placed as close as possible to the AVDD pin to ensure it filters out as much noise as possible. The 0.1 F capacitor should be closest to the AVDD pin, followed by the 10 F capacitor, and finally the 10 resistor to VDD. These traces should be kept short and direct. Figure 14-1. PLL Power Supply Filter Circuit
VDD 10 10 F AVDD 0.1 F
GND
45
5410B-HIREL-09/05
www..com
14.2
Decoupling Recommendations
Due to the 603e's dynamic power management feature, large address and data buses, and high operating frequencies, the 603e can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the 603e system, and the 603e itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each VDD and OVDD pin of the 603e. It is also recommended that these decoupling capacitors receive their power from separate VDD, OVDD, and GND power planes in the PCB, utilizing short traces to minimize inductance. These capacitors should vary in value from 220 pF to 10 F to provide both high and low frequency filtering, and should be placed as close as possible to their associated VDD or OVDD pin. The suggested values for the VDD pins are 220 pF (ceramic), 0.01 F (ceramic) and 0.1 f (ceramic). The suggested values for the OVDD pins are 0.01 F (ceramic), 0.1 F (ceramic), and 10 F (tantalum). Only SMT (Surface Mount Technology) capacitors should be used to minimize lead inductance. In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the VDD and OVDD planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should also have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. The suggested bulk capacitors are 100 F (AVX TPS tantalum) or 330 f (AVX TPS tantalum).
14.3
Connection Recommendations
To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to VDD. Unused active high inputs should be connected to GND. All NC (non-connected) signals must remain unconnected. Power and ground connections must be made to all external VDD, OVDD, and GND pins of the 603e.
14.4
Pull-up Resistor Requirements
The 603e requires high-resistive (weak: 10 k) pull-up resistors on several control signals of the bus interface to maintain the control signals in the negated state after they have been actively negated and released by the 603e or other bus master. These signals are: TS, ABB, DBB, and ARTRY. In addition, the 603e has three open-drain style outputs that require pull-up resistors (weak or stronger: 4.7 k - 10 k) if they are used by the system. These signals are: APE, DPE, and CKSTP_OUT. During inactive periods on the bus, the address and transfer attributes on the bus are not driven by any master and may float in the high-impedance state for relatively long periods of time. Since the 603e must continually monitor these signals for snooping, this floating condition may cause excessive power to be drawn by the input revivers on the 603e. It is recommended that these signals be pulled up through weak (10 k) pull-up resistors or restored in some manner by the system. The snooped address and transfer attribute inputs are: A[0-3], AP[0-3], TT[0-4], TBST, and GBL. The data bus input receivers are normally turned off when no read operation is in progress and do not require pull-up resistors on the data bus.
46
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
15. Package Mechanical Data
The following sections provide the package parameters and mechanical dimensions for the CBGA, HiTCE CBGA and the Cerquad packages.
15.1
HiTCE CBGA Package Parameters
The package parameters are as provided in the following list. The package type is 21 mm, 255lead HiTCE Ceramic Ball Array (HiTCE CBGA).
Package outline Interconnects Pitch Maximum module height 21 mm x 21 mm
255 1.27 mm
3.08 mm
47
5410B-HIREL-09/05
www..com
15.1.1
Mechanical Dimensions of the HiTCE CBGA Package Figure 15-1 provides the mechanical dimensions and bottom surface nomenclature of the HiTCE CBGA package.
Figure 15-1. Mechanical Dimensions of the HiTCE CBGA Package
D Ball A1 Index D2 D4 B A4 0.2 A
1
603r
0.35 A
E2
E4
E
0.2 D3
E3
C
A2 A1
D1
A
T R P N M L K
MILLIMETERS DIM MIN A MAX
INCHES MIN MAX
E1
J H G F E D C B A 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
A1 A2 A4 B D D1 D2 D3
2.42 0.80 0.90 0.80 0.82
3.08 1.00 1.14 0.90 0.93
0.095 0.031 0.035 0.031 0.032
0.12 0.039 0.045 0.035 0.037
K
21.00 BASIC 19.05 BASIC 10.8 Typ 8.75 BASIC 5.65 21.00 BASIC 19.05 BASIC 12.0 Typ 6.15 BASIC 7.7 1.27 BASIC
0.827 BASIC 0.75 BASIC 0.425 Typ 0.344 BASIC 0.222 0.827 BASIC 0.75 BASIC 0.472 Typ 0.242 BASIC 0.303 0.05 BASIC
G
K B 255X
D4 E E1 E2 E3 E4 G, K
48
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
15.2
CBGA Package Parameters
The package parameters are as provided in the following list. The package type is 21 mm, 255-lead Ceramic Ball Grid Array (CBGA).
Package outline Interconnects Pitch Maximum module height 21 mm x 21 mm
255 1.27 mm
3 mm
15.2.1
Mechanical Dimensions of the CBGA Package Figure 15-2 provides the mechanical dimensions and bottom surface nomenclature of the CBGA package.
Figure 15-2. Mechanical Dimensions and Bottom Surface Nomenclature of the CBGA Package
2X
0.200
A1 CORNER
A
-E-T0.150 T
B
P
2X
0.200 -FN
Notes: 1. Dimensioning and tolerancing per ASME Y14.5M - 1994 2. controlling dimension: millimeter
MILLIMETERS MIN MAX INCHES MIN MAX
DIM A
T R P N M L K J H G F E D C B A
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
21.000 BSC 21.000 BSC 2.450 0.820 3.000 0.930
0.827 BSC 0.827 BSC 0.097 0.032 0.118 0.036
B C D G
K
1.270 BSC 0.790 0.990
0.050 BSC 0.031 0.039
C
H
H K N P
0.635 BSC 5.000 5.000 16.000 16.000
0.025 BSC 0.197 0.197 0.630 0.630
G
255X
K D
S S
0.300 0.150
TE T
S
F
S
49
5410B-HIREL-09/05
www..com
15.3
CI-CGA Package Parameters
The package parameters are as provided in the following list. The package type is 21 mm, 255-lead ceramic ball grid array (CI-CGA). Package outline Interconnects Pitch Typical module height 21 mm x 21 mm 255 1.27 mm 3.84 mm
15.3.1
Mechanical Dimensions of the CI-CGA Package Figure 15-3 provides the mechanical dimensions and bottom surface nomenclature of the CICGA package.
50
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
Figure 15-3. Mechanical Dimensions and Bottom Surface Nomenclature of the CI-CGA Package
2X A1 CORNER 0.200
A
-E-
Notes: 1. Dimensioning and tolerancing per ASME Y14.5M--1994 2. Controlling dimension: millimeter
Millimeters
-T0.150 T
Dim A B C D G H
Min
Max
21.000 BSC 21.000 BSC 3.84 BSC 0.790 1.545 5.000 7.000 3.02 BSC 0.10 BSC 0.25 0.35 0.990 1.695 1.270 BSC 0.635 BSC
B
P
2X 0.200 N -F-
K N P R U V
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 T R P N M L K J H G F E D C B A K
K
G 255X D
0.300 S T E S 0.150 S T
FS
U V R C
H
51
5410B-HIREL-09/05
www..com
15.4
CERQUAD 240 Package
Figure 15-4. Mechanical Dimensions of the Wire-bond CERQUAD Package
Die TOP Wire Bonds Ceramic Body Alloy 42 Leads AD AD G P View AC S X X = L, M or N
U 180 181 121 120
VIEW AC 4 Places
D F Z J
Y
0.08 M T L-N S M S Section AD 240 Places
V N
B
Notes: 1. Dimensioning and tolerancing per ASMEY14.5M-1994 2. Controlling dimension: millimeter 3. Datum plane H is located at bottom of lead and is coincident with the lead where the lead exists the ceramic body at the bottom of the parting line 4. Datum L. M and N to be determined at datum plane H 5. Dimension S and V to be determined at seating plane T. 6. Dimension A and B define maximum ceramic body dimensions including glass protrusion and top and bottom mismatch
L
240 1 M A 4 x 60 tips 0.16 T L-N M 80
81
0.20 M H L-N S M S
CE W AB View AE
H
Datum Plane
0.10 T Seating Plane
H Datum
Plane
2
HE
K AA View AE
DIM A B C D E F G HE J K P S U V W Y Z AA AB 2
MILLIMETERS MIN TYP 30.86 31.00 30.86 31.00 3.67 3.95 0.185 0.220 3.10 3.50 0.175 0.200 0.50 BSC 2.025 2.100 0.130 0.147 0.45 0.50 0.25 BSC 34.41 34.58 17.20 17.30 34.41 34.58 0.45 0.70 17.20 17.30 0.122 0.127 1.80 REF 0.95 REF 1 4
MAX 31.75 31.75 4.15 0.270 3.90 0.225 2.175 0.175 0.55 34.75 17.40 34.75 0.95 17.40 0.132
7
52
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
16. Ordering Information
16.1 Ordering Information of the CBGA, CI-CGA and HiTCE Packages
TS (X) PC603R M G B /Q 12 L (C)
Revision level Prefix Prototype Type Temperature range : TC M: Tc = -55, Tj = +125C V: Tc = -40, Tj = +110C Package : G: CBGA GS: CI-CGA GH: HiTCE CBGA Maximum internal processor speed 6 : 166 MHz 8 : 200 MHz 10: 233 MHz 12: 266 MHz 14: 300 MHz Bus divider (to be confirmed) L: any bus at 75 MHz
Screening level: __ : Standard B/Q: MIL-PRF-38535, class Q U: Upscreening
16.2
Ordering Information of the CERQUAD 240 Package
TS (X) PC603R M A B /Q 8 L (C ) Revision level
Prefix Prototype Type Maximum internal processor speed 8: 200 MHz Bus divider (to be confirmed) L: any bus 66 MHz
Temperature range: TC M: -55, +125C V: -40, +110C C: 0, +70C Package: A : CERQUAD
Screening level: __ : Standard B/Q : MIL-PRF-38535, class Q
Note:
For availability of the different versions, contact your Atmel sales office.
53
5410B-HIREL-09/05
www..com
17. Definitions
Datasheet Status Objective specification Target specification This datasheet contains target and goal specifications for discussion with the customer and application validation This datasheet contains target or goal specifications for product development This datasheet contains preliminary data. Additional data may be published at a later date and could include simulation results This datasheet also contains characterization results This datasheet contains final product specifications Validity Before design phase Valid during the design phase Valid before characterization phase Valid before the industrialization phase Valid for production purpose
Preliminary specification site Preliminary specification site Product specification Limiting Values
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stresses above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application Information Where application information is given, it is advisory and does not form part of the specification
17.1
Life Support Applications
These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Atmel customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Atmel for any damages resulting from such improper use or sale.
18. Document Revision History
Table 18-1 provides a revision history for this hardware specification. Table 18-1.
Revision Number B A
Document Revision History
Date 07/2005 10/2004 Substantive Change(s) Added HiTCE package for PowerPC 603R This document is a merge of TSPC603R in CBGA255/CI-CGA 255 package (ref 2125B) and TSPC603R in Cerquad package (ref 2127A)
54
TSPC603R
5410B-HIREL-09/05
TSPC603R
www..com
Table of Contents
Features .................................................................................................... 1 Features Specific to CBGA 255, CBGA HiTCE 255 and CI-CGA 255 ... 1 Features Specific to Cerquad ................................................................. 1 1 2 3 4 5 6 7 Description ............................................................................................... 1 Screening/Quality/Packaging ................................................................. 2 Block Diagram .......................................................................................... 3 Overview ................................................................................................... 3 Signal Description ................................................................................... 4 Detailed Specifications ............................................................................ 5 Applicable Documents ............................................................................ 5
7.1 Design and Construction ..........................................................................................6 7.2 Absolute Maximum Ratings ......................................................................................6
8
Thermal Characteristics .......................................................................... 7
8.1 CBGA 255 and CI-CGA 255 Packages ....................................................................7 8.2 HiTCE CBGA Package .............................................................................................8 8.3 CERQUAD 240 Package .........................................................................................8
9
Power Consideration ............................................................................... 9
9.1 Dynamic Power Management ..................................................................................9 9.2 Programmable Power Modes .................................................................................10 9.3 Power Management Modes ...................................................................................10 9.4 Power Management Software Considerations .......................................................12 9.5 Power Dissipation ...................................................................................................13 9.6 Marking ...................................................................................................................13
10 Pin Assignments .................................................................................... 13
10.1 CBGA 255 and CI-CGA 255 Packages ................................................................13 10.2 CERQUAD 240 Package .....................................................................................17
11 Electrical Characteristics ...................................................................... 22
11.1 General Requirements .........................................................................................22 11.2 Static Characteristics ............................................................................................22 11.3 Dynamic Characteristics .......................................................................................23
i
5410B-HIREL-09/05
www..com
11.4 JTAG AC Timing Specifications ...........................................................................27
12 Functional Description .......................................................................... 28
12.1 PowerPC Registers and Programming Model ......................................................28 12.2 Instruction Set and Addressing Modes .................................................................33 12.3 Cache Implementation .........................................................................................35 12.4 Memory Management ..........................................................................................41
13 Preparation for Delivery ........................................................................ 43
13.1 Packaging .............................................................................................................43 13.2 Certificate of Compliance .....................................................................................43 13.3 Handling ...............................................................................................................43 13.4 Choice of Clock Relationships ..............................................................................43
14 System Design Information .................................................................. 45
14.1 PLL Power Supply Filtering ..................................................................................45 14.2 Decoupling Recommendations ............................................................................46 14.3 Connection Recommendations ............................................................................46 14.4 Pull-up Resistor Requirements .............................................................................46
15 Package Mechanical Data ..................................................................... 47
15.1 CBGA HiTCE Package Parameters .....................................................................47 15.2 CBGA Package Parameters .................................................................................49 15.3 CI-CGA Package Parameters ..............................................................................50 15.4 CERQUAD 240 Package .....................................................................................52
16 Ordering Information ............................................................................. 53
16.1 Ordering Information of the CBGA, CI-CGA and HiTCE Packages .....................53 16.2 Ordering Information of the CERQUAD 240 Package ..........................................53
17 Definitions .............................................................................................. 54
17.1 Life Support Applications ......................................................................................54
18 Document Revision History .................................................................. 54
ii
TSPC603R
5410B-HIREL-09/05
www..com
Atmel Corporation
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600
Atmel Operations
Memory
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759
Regional Headquarters
Europe
Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500
Microcontrollers
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60
Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom
Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80
Asia
Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743
Japan
9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life
(c) Atmel Corporation 2005. All rights reserved. Atmel(R), logo and combinations thereof, Everywhere You Are (R) and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. PowerPC (R) is the registered trademark of IBM Corp. Other terms and product names may be trademarks of others.
Printed on recycled paper.
5410B-HIREL-09/05
www..com
iv
TSPC603R
5410B-HIREL-09/05

▲Up To Search▲

Price & Availability of TSXPC603R

	To Download TSXPC603R Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .